Bufpll mapping error in Spartan6 development

When I recently read the blog, I found an article that can be used in the opposite direction, and I will share it with you.

"Bufpll mapping error in Spartan6 development"
Recently, I am doing video output on Spartan6. The output interface is HDMI interface, and the required format is 720P.
The system clock has
750M (S output IO output clock, must be connected to bufpll)
75M (720P pixel clock)
150M
100M (system clock)
24M (clock required for peripherals)
The tool uses ISE12.2

The required clock is generated by the Clock_wizard that comes with ISE. The 750M is dedicated to the IO output clock of TMDS. The main ports are defined as follows:

--Clock_gen is automatically generated by Clock_wizard.

Clock_gen_inst : clock_gen
Port map(
CLK_IN1 => sys_clk_in,
RESET => sys_rst,
LOCKED => LOCKED,
CLK_OUT1 => pix_clkx10_pll, --750M, need bufpll as buffer
CLK_OUT2 => pix_clk_pll, --75M
CLK_OUT3 => pix_clkx2_pll, --150M
CLK_OUT4 => sys_clk, --93.75M
CLK_OUT5 => external_clk_buf );

And pix_clkx10_pll must add bufpll, BUFPLL is defined as follows;

BUFPLL #(
.DIVIDE(5)
)
Tx_bufpll_inst(
.IOCLK(tx_clkx10),
.LOCKED(LOCKED),
.LOCK(LOCK),
.PLLIN(pix_clkx10),
.GCLK(pix_clkx2),
.SERDESSTROBE(tx_serdesstrobe));

The schematic is shown in Figure 1.

According to the above clock definition, such an error occurs during mapping:

ROR: Place - ConstraintResolved NO placeable site for U2/tx_bufpll_inst

ERROR: Place - SIO has over-constrained componet U2/tx_bufpll_inst to have to placeable sites. Constraints come from
Driver constraints AND load IO constraints
Phase 4.2 IniTIal Placement for Architecture Specific Features (Checksum:fc8413ca) REAL TIme: 38 secs

Total REAL TIme to Placer compleTIon: 38 secs
Total CPU time to Placer completion: 38 secs
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "hdmi_top_map.mrp" for details.
Problem encountered during the packing phase.

Trying many times or reporting an error by adding a PLL or deleting one of the clocks. I found it on the Internet and found a similar situation, but did not give a solution.

Later I tried to add constraints to get it. Specify the physical location of bufpll directly:

INST hdmi_encoder_0/hdmi_encoder_0/tx_bufpll_inst LOC= BUFPLL_X1Y5;

The estimated reason is that bufpll and OSERDES cannot be mapped because they are not in a bank.

Figure 1. Schematic of using OSEREDS

Ref

1.S6 constraints for DDR A/D data, From Xilinx User community Forums

2. Introduction and use of Spartan-6 clock management module

Lovely Wireless TWS Earphones

Mobile phones and earphones have become necessities in our lives. How many people feel restless when they don`t have a mobile phone around. The mobile phone gives us a great sense of security to a certain extent, and its additional earphones also have such a function. . Wear headphones when you don`t want to talk; when you don`t want to listen to others, you wear headphones; when you don`t want to be harassed in an unfamiliar environment, you can play your favorite songs, be happy or sad, and enjoy your little universe most comfortable. There are now a variety of earphones on the market for people to choose from. From the original wired earphones to the current wireless Bluetooth earphones, they are more and more in line with people's requirements, and the sound quality and noise reduction are also constantly improving.


If you want to get a sports headset (sports scene) or a true wireless tws true wireless Bluetooth headset, what you expect from him is that it has the ability to withstand the test of different environments, wear it steadily, and have a long battery life, or it may be out of the street. Appearance, excellent sound quality, stable connection, friends who have certain requirements for sound quality and low requirements for noise reduction. You can take a look our earbuds.

Headphone 5.0 Handsfree,Cute Earphones,Mini Headphones,Ultra-Light Earbuds

Shenzhen Focras Technology Co.,Ltd , https://www.focras.com